2021-02-01 20:25:57 +00:00
|
|
|
FPGA/db/*
|
|
|
|
|
FPGA/output_files/*
|
|
|
|
|
FPGA/greybox_tmp/*
|
|
|
|
|
FPGA/incremental_db/*
|
2022-02-06 09:19:39 +00:00
|
|
|
FPGA_61.440/db/*
|
|
|
|
|
FPGA_61.440/output_files/*
|
|
|
|
|
FPGA_61.440/greybox_tmp/*
|
|
|
|
|
FPGA_61.440/incremental_db/*
|
2021-02-01 20:32:49 +00:00
|
|
|
STM32/MDK-ARM/WOLF-Lite/*.htm
|
|
|
|
|
STM32/MDK-ARM/WOLF-Lite/*.hex
|
2021-02-01 20:25:57 +00:00
|
|
|
STM32/Debug/*
|
|
|
|
|
Status Report.txt
|
|
|
|
|
Design Rule Check*
|
|
|
|
|
*~*.zip
|
|
|
|
|
*.log
|
|
|
|
|
*.o
|
|
|
|
|
*.lnp
|
|
|
|
|
*.bak
|
|
|
|
|
*.uvguix.*
|
|
|
|
|
*.d
|
|
|
|
|
*.smsg
|
|
|
|
|
*.rpt
|
|
|
|
|
*.crf
|
|
|
|
|
*._2i
|
|
|
|
|
*.__i
|
|
|
|
|
*._ia
|
|
|
|
|
*.summary
|
|
|
|
|
*.axf
|
|
|
|
|
*.map
|
|
|
|
|
*.dep
|
|
|
|
|
*.jic
|
|
|
|
|
*.pof
|
|
|
|
|
*.rpt
|
|
|
|
|
*.sof
|
|
|
|
|
WOLF.uvguix.*
|
