Update README.md

pull/13/head
Arjan te Marvelde 2022-07-14 21:25:15 +02:00 zatwierdzone przez GitHub
rodzic 7deba0ab90
commit d0cd45c016
Nie znaleziono w bazie danych klucza dla tego podpisu
ID klucza GPG: 4AEE18F83AFDEB23
1 zmienionych plików z 1 dodań i 1 usunięć

Wyświetl plik

@ -3,7 +3,7 @@ This Git repository contains a Micro-SDR implementation, based on a RP2040 Pi Pi
Furthermore, the repository contains the electronic design of some modules that cover the mixing, filtering and RF amplification. Furthermore, the repository contains the electronic design of some modules that cover the mixing, filtering and RF amplification.
The ZIP files contain a consistent package, but the latest code with all the bug fixes and some new features is in the files in the main directory. The ZIP files contain a consistent package, but the latest code with all the bug fixes and some new features is in the files in the main directory.
Startin with the V3.00 package it contains *two signal processing engines*, selectable with a compile switch in dsp.h. The first engine is the old time domain processor, more or less as in V2, and the second engine is a new FFT-based processor. Starting with the V3.00 package **uSDR-pico** contains *two signal processing engines*, selectable with a compile switch in dsp.h. The first engine is the old time domain processor, more or less as in V2.00, and the second engine is a new FFT-based processor.
For a more detailed description of the software and the hardware, please refer to the elaborate documentation. For a more detailed description of the software and the hardware, please refer to the elaborate documentation.
The platform used is a Pi Pico module with an RP2040 processor. This processor has dual cores, running default at 125MHz each, and a very configurable I/O which eases the HW design. The platform can be overclocked, but some functions seem to become unstable when pushed too far. The platform used is a Pi Pico module with an RP2040 processor. This processor has dual cores, running default at 125MHz each, and a very configurable I/O which eases the HW design. The platform can be overclocked, but some functions seem to become unstable when pushed too far.