mirror
/
Wolf-LITE
kopia lustrzana https://github.com/UU5JPP/Wolf-LITE
1
0
Forkuj 0
Kod Zgłoszenia Projekty Wydania Wiki Aktywność
DUC-DDC Трансивер Wolf-Lite Community telegram channel: https://t.me/Wolf_lite
23 Commity
1 Gałąź
0 Tagi
211 MiB
C 69.2%
VHDL 16.2%
Verilog 5.3%
SystemVerilog 4.7%
HTML 1.7%
Pozostałe 2.8%
 
 
 
 
 
 
Go to file
XGudron 379d3a2d70 Zeroing ADC buffer if it shutdown 2021-02-01 23:25:57 +03:00
Altium Altium 2021-02-01 14:36:54 +03:00
FPGA Zeroing ADC buffer if it shutdown 2021-02-01 23:25:57 +03:00
STM32 Zeroing ADC buffer if it shutdown 2021-02-01 23:25:57 +03:00
Stuff Калибровка 2021-02-01 14:25:49 +03:00
.gitattributes Initial commit 2021-02-01 13:23:14 +03:00
.gitignore Zeroing ADC buffer if it shutdown 2021-02-01 23:25:57 +03:00
README.md Create README.md 2021-02-01 11:42:05 +03:00

README.md

Wolf-LITE

DUC-DDC Трансивер Wolf-Lite