component DEBUG2 is
port (
probe : in std_logic_vector(23 downto 0) := (others => 'X') -- probe
);
end component DEBUG2;