kopia lustrzana https://github.com/UU5JPP/Wolf-LITE
103 wiersze
7.1 KiB
Verilog
103 wiersze
7.1 KiB
Verilog
// megafunction wizard: %FIR II v18.1%
|
|
// GENERATION: XML
|
|
// tx_ciccomp.v
|
|
|
|
// Generated using ACDS version 18.1 625
|
|
|
|
`timescale 1 ps / 1 ps
|
|
module tx_ciccomp (
|
|
input wire clk, // clk.clk
|
|
input wire reset_n, // rst.reset_n
|
|
input wire [15:0] ast_sink_data, // avalon_streaming_sink.data
|
|
input wire ast_sink_valid, // .valid
|
|
input wire [1:0] ast_sink_error, // .error
|
|
output wire [29:0] ast_source_data, // avalon_streaming_source.data
|
|
output wire ast_source_valid, // .valid
|
|
output wire [1:0] ast_source_error // .error
|
|
);
|
|
|
|
tx_ciccomp_0002 tx_ciccomp_inst (
|
|
.clk (clk), // clk.clk
|
|
.reset_n (reset_n), // rst.reset_n
|
|
.ast_sink_data (ast_sink_data), // avalon_streaming_sink.data
|
|
.ast_sink_valid (ast_sink_valid), // .valid
|
|
.ast_sink_error (ast_sink_error), // .error
|
|
.ast_source_data (ast_source_data), // avalon_streaming_source.data
|
|
.ast_source_valid (ast_source_valid), // .valid
|
|
.ast_source_error (ast_source_error) // .error
|
|
);
|
|
|
|
endmodule
|
|
// Retrieval info: <?xml version="1.0"?>
|
|
//<!--
|
|
// Generated by Altera MegaWizard Launcher Utility version 1.0
|
|
// ************************************************************
|
|
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
|
// ************************************************************
|
|
// Copyright (C) 1991-2021 Altera Corporation
|
|
// Any megafunction design, and related net list (encrypted or decrypted),
|
|
// support information, device programming or simulation file, and any other
|
|
// associated documentation or information provided by Altera or a partner
|
|
// under Altera's Megafunction Partnership Program may be used only to
|
|
// program PLD devices (but not masked PLD devices) from Altera. Any other
|
|
// use of such megafunction design, net list, support information, device
|
|
// programming or simulation file, or any other related documentation or
|
|
// information is prohibited for any other purpose, including, but not
|
|
// limited to modification, reverse engineering, de-compiling, or use with
|
|
// any other silicon devices, unless such use is explicitly licensed under
|
|
// a separate agreement with Altera or a megafunction partner. Title to
|
|
// the intellectual property, including patents, copyrights, trademarks,
|
|
// trade secrets, or maskworks, embodied in any such megafunction design,
|
|
// net list, support information, device programming or simulation file, or
|
|
// any other related documentation or information provided by Altera or a
|
|
// megafunction partner, remains with Altera, the megafunction partner, or
|
|
// their respective licensors. No other licenses, including any licenses
|
|
// needed under any third party's intellectual property, are provided herein.
|
|
//-->
|
|
// Retrieval info: <instance entity-name="altera_fir_compiler_ii" version="18.1" >
|
|
// Retrieval info: <generic name="filterType" value="single" />
|
|
// Retrieval info: <generic name="interpFactor" value="1" />
|
|
// Retrieval info: <generic name="decimFactor" value="1" />
|
|
// Retrieval info: <generic name="symmetryMode" value="nsym" />
|
|
// Retrieval info: <generic name="L_bandsFilter" value="1" />
|
|
// Retrieval info: <generic name="inputChannelNum" value="1" />
|
|
// Retrieval info: <generic name="clockRate" value="160.8" />
|
|
// Retrieval info: <generic name="clockSlack" value="45" />
|
|
// Retrieval info: <generic name="inputRate" value="0.048" />
|
|
// Retrieval info: <generic name="coeffReload" value="false" />
|
|
// Retrieval info: <generic name="baseAddress" value="0" />
|
|
// Retrieval info: <generic name="readWriteMode" value="read_write" />
|
|
// Retrieval info: <generic name="backPressure" value="false" />
|
|
// Retrieval info: <generic name="deviceFamily" value="Cyclone IV E" />
|
|
// Retrieval info: <generic name="speedGrade" value="slow" />
|
|
// Retrieval info: <generic name="delayRAMBlockThreshold" value="20" />
|
|
// Retrieval info: <generic name="dualMemDistRAMThreshold" value="1280" />
|
|
// Retrieval info: <generic name="mRAMThreshold" value="1000000" />
|
|
// Retrieval info: <generic name="hardMultiplierThreshold" value="-1" />
|
|
// Retrieval info: <generic name="reconfigurable" value="false" />
|
|
// Retrieval info: <generic name="num_modes" value="2" />
|
|
// Retrieval info: <generic name="reconfigurable_list" value="0" />
|
|
// Retrieval info: <generic name="MODE_STRING" value="None Set" />
|
|
// Retrieval info: <generic name="channelModes" value="0,1,2,3" />
|
|
// Retrieval info: <generic name="inputType" value="int" />
|
|
// Retrieval info: <generic name="inputBitWidth" value="16" />
|
|
// Retrieval info: <generic name="inputFracBitWidth" value="0" />
|
|
// Retrieval info: <generic name="coeffSetRealValue" value="616.1515,-1254.539,2074.036,-2986.196,3645.38,-3211.562,3.366273,8935.876,-28407.05,65656.19,-131134.3,239135.7,-408674.9,663942.7,-1035267.0,1559137.0,-2279419.0,3246760.0,-4520726.0,6168612.0,-8270095.0,1.091596E7,-1.421874E7,1.831279E7,-2.337803E7,2.964346E7,-3.743344E7,4.715279E7,-5.9269E7,7.373117E7,-8.732687E7,7.814772E7,7.814772E7,-8.732687E7,7.373117E7,-5.9269E7,4.715279E7,-3.743344E7,2.964346E7,-2.337803E7,1.831279E7,-1.421874E7,1.091596E7,-8270095.0,6168612.0,-4520726.0,3246760.0,-2279419.0,1559137.0,-1035267.0,663942.7,-408674.9,239135.7,-131134.3,65656.19,-28407.05,8935.876,3.366273,-3211.562,3645.38,-2986.196,2074.036,-1254.539,616.1515" />
|
|
// Retrieval info: <generic name="coeffSetRealValueImag" value="0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0" />
|
|
// Retrieval info: <generic name="coeffScaling" value="auto" />
|
|
// Retrieval info: <generic name="coeffType" value="int" />
|
|
// Retrieval info: <generic name="coeffBitWidth" value="8" />
|
|
// Retrieval info: <generic name="coeffFracBitWidth" value="0" />
|
|
// Retrieval info: <generic name="coeffComplex" value="false" />
|
|
// Retrieval info: <generic name="karatsuba" value="false" />
|
|
// Retrieval info: <generic name="outType" value="int" />
|
|
// Retrieval info: <generic name="outMSBRound" value="trunc" />
|
|
// Retrieval info: <generic name="outMsbBitRem" value="0" />
|
|
// Retrieval info: <generic name="outLSBRound" value="trunc" />
|
|
// Retrieval info: <generic name="outLsbBitRem" value="0" />
|
|
// Retrieval info: <generic name="bankCount" value="1" />
|
|
// Retrieval info: <generic name="bankDisplay" value="0" />
|
|
// Retrieval info: </instance>
|
|
// IPFS_FILES : tx_ciccomp.vo
|
|
// RELATED_FILES: tx_ciccomp.v, dspba_library_package.vhd, dspba_library.vhd, auk_dspip_math_pkg_hpfir.vhd, auk_dspip_lib_pkg_hpfir.vhd, auk_dspip_avalon_streaming_controller_hpfir.vhd, auk_dspip_avalon_streaming_sink_hpfir.vhd, auk_dspip_avalon_streaming_source_hpfir.vhd, auk_dspip_roundsat_hpfir.vhd, altera_avalon_sc_fifo.v, tx_ciccomp_0002_rtl_core.vhd, tx_ciccomp_0002_ast.vhd, tx_ciccomp_0002.vhd
|