stlink/config/chips/L0xxx_Cat_5.chip

15 wiersze
511 B
Plaintext

# Chip-ID file for STM32L0xxx (Cat.5) device (L010xB / L071x / L081x / L073x / L083x)
#
dev_type STM32L0xxx_Cat_5
ref_manual_id 0451 // also RM0367 & RM0377
chip_id 0x447 // STM32_CHIPID_L0_CAT5
flash_type L0_L1
flash_size_reg 0x1ff8007c
flash_pagesize 0x80 // 128 B
sram_size 0x5000 // 20 KB
bootrom_base 0x1ff00000
bootrom_size 0x2000 // 8 KB
option_base 0x1ff80000 // STM32_L0_OPTION_BYTES_BASE
option_size 0x20 // 32 B
flags dualbank