Merge pull request #1250 from simon-wh/feature/gd32f3_xl_ob

Added support for option bytes to F1xx_XLD (GD32F30x)
pull/1265/head
nightwalker-87 2022-07-14 23:12:22 +02:00 zatwierdzone przez GitHub
commit 172415409b
Nie znaleziono w bazie danych klucza dla tego podpisu
ID klucza GPG: 4AEE18F83AFDEB23
3 zmienionych plików z 4 dodań i 3 usunięć

Wyświetl plik

@ -9,6 +9,6 @@ flash_pagesize 0x800 // 2 KB
sram_size 0x18000 // 96 KB
bootrom_base 0x1fffe000
bootrom_size 0x1800 // 6 KB
option_base 0x0
option_size 0x0
option_base 0x1ffff800 // STM32_F0_OPTION_BYTES_BASE
option_size 0x10 // 16 B
flags swo

Wyświetl plik

@ -90,6 +90,7 @@ Tested non-official ST boards [incl. STLINK programmers]:
| Product-Code | Chip-ID | STLINK<br />Programmer | Boards |
| ------------ | ------- | ---------------------- | ---------------------------------- |
| GD32F303VGT6 | 0x430 | [v2] | STM32F303 clone from GigaDevice GD |
| GD32F303CGT6 | 0x430 | [v2] | STM32F303 clone from GigaDevice GD |
## STM32F4 / ARM Cortex M4F

Wyświetl plik

@ -94,7 +94,7 @@ static void set_flash_cr_pg(stlink_t *sl, unsigned bank) {
cr_reg = (bank == BANK_1) ? FLASH_H7_CR1 : FLASH_H7_CR2;
x |= (1 << FLASH_H7_CR_PG);
} else {
cr_reg = FLASH_CR;
cr_reg = (bank == BANK_1) ? FLASH_CR : FLASH_CR2;
x = (1 << FLASH_CR_PG);
}