kopia lustrzana https://github.com/espressif/esp-idf
197 wiersze
6.4 KiB
Plaintext
197 wiersze
6.4 KiB
Plaintext
/*
|
|
* SPDX-FileCopyrightText: 2024 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
/* ROM function interface esp32c6lite.rom.phy.ld for esp32c6lite
|
|
*
|
|
*
|
|
* Generated from ./target/esp32c6lite/interface-esp32c6lite.yml md5sum d875746dfc29a51e6d327cc923b7a095
|
|
*
|
|
* Compatible with ROM where ECO version equal or greater to 0.
|
|
*
|
|
* THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
|
|
*/
|
|
|
|
/***************************************
|
|
Group rom_phy
|
|
***************************************/
|
|
|
|
/* Functions */
|
|
phy_get_romfuncs = 0x40000d68;
|
|
rom_abs_temp = 0x40000d6c;
|
|
rom_bb_bss_cbw40_dig = 0x40000d70;
|
|
rom_bb_wdg_test_en = 0x40000d74;
|
|
rom_bb_wdt_get_status = 0x40000d78;
|
|
rom_bb_wdt_int_enable = 0x40000d7c;
|
|
rom_bb_wdt_rst_enable = 0x40000d80;
|
|
rom_bb_wdt_timeout_clear = 0x40000d84;
|
|
rom_cbw2040_cfg = 0x40000d88;
|
|
rom_check_noise_floor = 0x40000d8c;
|
|
rom_chip_i2c_readReg = 0x40000d90;
|
|
rom_chip_i2c_writeReg = 0x40000d94;
|
|
rom_correct_rf_ana_gain = 0x40000d98;
|
|
rom_dc_iq_est = 0x40000d9c;
|
|
rom_disable_agc = 0x40000da0;
|
|
rom_en_pwdet = 0x40000da4;
|
|
rom_enable_agc = 0x40000da8;
|
|
rom_get_bbgain_db = 0x40000dac;
|
|
rom_get_data_sat = 0x40000db0;
|
|
rom_get_i2c_read_mask = 0x40000db4;
|
|
rom_get_pwctrl_correct = 0x40000db8;
|
|
rom_get_rf_gain_qdb = 0x40000dbc;
|
|
rom_i2c_readReg = 0x40000dc0;
|
|
rom_i2c_readReg_Mask = 0x40000dc4;
|
|
rom_i2c_writeReg = 0x40000dc8;
|
|
rom_i2c_writeReg_Mask = 0x40000dcc;
|
|
rom_index_to_txbbgain = 0x40000dd0;
|
|
rom_iq_est_disable = 0x40000dd4;
|
|
rom_iq_est_enable = 0x40000dd8;
|
|
rom_linear_to_db = 0x40000ddc;
|
|
rom_loopback_mode_en = 0x40000de0;
|
|
rom_mhz2ieee = 0x40000de4;
|
|
rom_noise_floor_auto_set = 0x40000de8;
|
|
rom_pbus_debugmode = 0x40000dec;
|
|
rom_pbus_force_mode = 0x40000df0;
|
|
rom_pbus_force_test = 0x40000df4;
|
|
rom_pbus_rd = 0x40000df8;
|
|
rom_pbus_rd_addr = 0x40000dfc;
|
|
rom_pbus_rd_shift = 0x40000e00;
|
|
rom_pbus_set_dco = 0x40000e04;
|
|
rom_pbus_set_rxgain = 0x40000e08;
|
|
rom_pbus_workmode = 0x40000e0c;
|
|
rom_pbus_xpd_rx_off = 0x40000e10;
|
|
rom_pbus_xpd_rx_on = 0x40000e14;
|
|
rom_pbus_xpd_tx_off = 0x40000e18;
|
|
rom_pbus_xpd_tx_on = 0x40000e1c;
|
|
rom_phy_byte_to_word = 0x40000e20;
|
|
rom_phy_disable_cca = 0x40000e24;
|
|
rom_phy_enable_cca = 0x40000e28;
|
|
rom_phy_get_noisefloor = 0x40000e2c;
|
|
rom_phy_get_rx_freq = 0x40000e30;
|
|
rom_phy_set_bbfreq_init = 0x40000e34;
|
|
rom_pow_usr = 0x40000e38;
|
|
rom_pwdet_sar2_init = 0x40000e3c;
|
|
rom_read_hw_noisefloor = 0x40000e40;
|
|
rom_read_sar_dout = 0x40000e44;
|
|
rom_set_cal_rxdc = 0x40000e48;
|
|
rom_set_chan_cal_interp = 0x40000e4c;
|
|
rom_set_loopback_gain = 0x40000e50;
|
|
rom_set_noise_floor = 0x40000e54;
|
|
rom_set_rxclk_en = 0x40000e58;
|
|
rom_set_tx_dig_gain = 0x40000e5c;
|
|
rom_set_txcap_reg = 0x40000e60;
|
|
rom_set_txclk_en = 0x40000e64;
|
|
rom_spur_cal = 0x40000e68;
|
|
rom_spur_reg_write_one_tone = 0x40000e6c;
|
|
rom_target_power_add_backoff = 0x40000e70;
|
|
rom_tx_pwctrl_bg_init = 0x40000e74;
|
|
rom_txbbgain_to_index = 0x40000e78;
|
|
rom_wifi_11g_rate_chg = 0x40000e7c;
|
|
rom_write_gain_mem = 0x40000e80;
|
|
chip726_phyrom_version = 0x40000e84;
|
|
rom_disable_wifi_agc = 0x40000e88;
|
|
rom_enable_wifi_agc = 0x40000e8c;
|
|
rom_set_tx_gain_table = 0x40000e90;
|
|
rom_bt_index_to_bb = 0x40000e94;
|
|
rom_bt_bb_to_index = 0x40000e98;
|
|
rom_wr_bt_tx_atten = 0x40000e9c;
|
|
rom_wr_bt_tx_gain_mem = 0x40000ea0;
|
|
rom_spur_coef_cfg = 0x40000ea4;
|
|
rom_bb_bss_cbw40 = 0x40000ea8;
|
|
rom_set_cca = 0x40000eac;
|
|
rom_tx_paon_set = 0x40000eb0;
|
|
rom_i2cmst_reg_init = 0x40000eb4;
|
|
rom_iq_corr_enable = 0x40000eb8;
|
|
rom_fe_reg_init = 0x40000ebc;
|
|
rom_agc_reg_init = 0x40000ec0;
|
|
rom_bb_reg_init = 0x40000ec4;
|
|
rom_mac_enable_bb = 0x40000ec8;
|
|
rom_bb_wdg_cfg = 0x40000ecc;
|
|
rom_force_txon = 0x40000ed0;
|
|
rom_fe_txrx_reset = 0x40000ed4;
|
|
rom_set_rx_comp = 0x40000ed8;
|
|
rom_set_pbus_reg = 0x40000edc;
|
|
rom_write_chan_freq = 0x40000ee0;
|
|
rom_phy_xpd_rf = 0x40000ee4;
|
|
rom_set_xpd_sar = 0x40000ee8;
|
|
rom_write_dac_gain2 = 0x40000eec;
|
|
rom_get_target_power_offset = 0x40000ef0;
|
|
rom_write_txrate_power_offset = 0x40000ef4;
|
|
rom_get_rate_fcc_index = 0x40000ef8;
|
|
rom_get_rate_target_power = 0x40000efc;
|
|
rom_write_wifi_dig_gain = 0x40000f00;
|
|
rom_bt_correct_rf_ana_gain = 0x40000f04;
|
|
rom_pkdet_vol_start = 0x40000f08;
|
|
rom_read_sar2_code = 0x40000f0c;
|
|
rom_get_sar2_vol = 0x40000f10;
|
|
rom_get_pll_vol = 0x40000f14;
|
|
rom_get_phy_target_power = 0x40000f18;
|
|
rom_temp_to_power = 0x40000f1c;
|
|
rom_phy_track_pll_cap = 0x40000f20;
|
|
rom_phy_pwdet_always_en = 0x40000f24;
|
|
rom_phy_pwdet_onetime_en = 0x40000f28;
|
|
rom_get_i2c_mst0_mask = 0x40000f2c;
|
|
rom_get_i2c_hostid = 0x40000f30;
|
|
rom_enter_critical_phy = 0x40000f34;
|
|
rom_exit_critical_phy = 0x40000f38;
|
|
rom_chip_i2c_readReg_org = 0x40000f3c;
|
|
rom_i2c_paral_set_mst0 = 0x40000f40;
|
|
rom_i2c_paral_set_read = 0x40000f44;
|
|
rom_i2c_paral_read = 0x40000f48;
|
|
rom_i2c_paral_write = 0x40000f4c;
|
|
rom_i2c_paral_write_num = 0x40000f50;
|
|
rom_i2c_paral_write_mask = 0x40000f54;
|
|
rom_bb_bss_cbw40_ana = 0x40000f58;
|
|
rom_chan_to_freq = 0x40000f5c;
|
|
rom_open_i2c_xpd = 0x40000f60;
|
|
rom_dac_rate_set = 0x40000f64;
|
|
rom_tsens_read_init = 0x40000f68;
|
|
rom_tsens_code_read = 0x40000f6c;
|
|
rom_tsens_index_to_dac = 0x40000f70;
|
|
rom_tsens_index_to_offset = 0x40000f74;
|
|
rom_tsens_dac_cal = 0x40000f78;
|
|
rom_code_to_temp = 0x40000f7c;
|
|
rom_write_pll_cap_mem = 0x40000f80;
|
|
rom_pll_correct_dcap = 0x40000f84;
|
|
rom_phy_en_hw_set_freq = 0x40000f88;
|
|
rom_phy_dis_hw_set_freq = 0x40000f8c;
|
|
rom_pll_vol_cal = 0x40000f90;
|
|
rom_wrtie_pll_cap = 0x40000f94;
|
|
rom_set_tx_gain_mem = 0x40000f98;
|
|
rom_bt_tx_dig_gain = 0x40000f9c;
|
|
rom_bt_get_tx_gain = 0x40000fa0;
|
|
rom_get_chan_target_power = 0x40000fa4;
|
|
rom_get_tx_gain_value = 0x40000fa8;
|
|
rom_wifi_tx_dig_gain = 0x40000fac;
|
|
rom_wifi_get_tx_gain = 0x40000fb0;
|
|
rom_fe_i2c_reg_renew = 0x40000fb4;
|
|
rom_wifi_agc_sat_gain = 0x40000fb8;
|
|
rom_i2c_master_reset = 0x40000fbc;
|
|
rom_bt_filter_reg = 0x40000fc0;
|
|
rom_phy_bbpll_cal = 0x40000fc4;
|
|
rom_i2c_sar2_init_code = 0x40000fc8;
|
|
rom_phy_param_addr = 0x40000fcc;
|
|
rom_phy_reg_init = 0x40000fd0;
|
|
rom_set_chan_reg = 0x40000fd4;
|
|
rom_phy_wakeup_init = 0x40000fd8;
|
|
rom_phy_i2c_init1 = 0x40000fdc;
|
|
rom_tsens_temp_read = 0x40000fe0;
|
|
rom_bt_track_pll_cap = 0x40000fe4;
|
|
rom_wifi_track_pll_cap = 0x40000fe8;
|
|
rom_wifi_set_tx_gain = 0x40000fec;
|
|
rom_txpwr_cal_track = 0x40000ff0;
|
|
rom_tx_pwctrl_background = 0x40000ff4;
|
|
rom_bt_set_tx_gain = 0x40000ff8;
|
|
rom_noise_check_loop = 0x40000ffc;
|
|
rom_phy_close_rf = 0x40001000;
|
|
rom_phy_xpd_tsens = 0x40001004;
|
|
rom_phy_freq_mem_backup = 0x40001008;
|
|
rom_phy_ant_init = 0x4000100c;
|
|
rom_bt_track_tx_power = 0x40001010;
|
|
rom_wifi_track_tx_power = 0x40001014;
|
|
rom_phy_dig_reg_backup = 0x40001018;
|
|
chip726_phyrom_version_num = 0x4000101c;
|
|
/* Data (.data, .bss, .rodata) */
|
|
phy_param_rom = 0x4084fcd8;
|