Wolf-LITE/FPGA/rx_cic.qsys

98 wiersze
3.7 KiB
XML

<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
<component
name="$${FILENAME}"
displayName="$${FILENAME}"
version="1.0"
description=""
tags="INTERNAL_COMPONENT=true"
categories="System" />
<parameter name="bonusData"><![CDATA[bonusData
{
element cic_ii_0
{
datum _sortIndex
{
value = "0";
type = "int";
}
}
}
]]></parameter>
<parameter name="clockCrossingAdapter" value="HANDSHAKE" />
<parameter name="device" value="EP4CE10E22C8" />
<parameter name="deviceFamily" value="Cyclone IV E" />
<parameter name="deviceSpeedGrade" value="8" />
<parameter name="fabricMode" value="QSYS" />
<parameter name="generateLegacySim" value="false" />
<parameter name="generationId" value="0" />
<parameter name="globalResetBus" value="false" />
<parameter name="hdlLanguage" value="VERILOG" />
<parameter name="hideFromIPCatalog" value="true" />
<parameter name="lockedInterfaceDefinition" value="" />
<parameter name="maxAdditionalLatency" value="1" />
<parameter name="projectName" value="WOLF-LITE.qpf" />
<parameter name="sopcBorderPoints" value="false" />
<parameter name="systemHash" value="0" />
<parameter name="testBenchDutName" value="" />
<parameter name="timeStamp" value="0" />
<parameter name="useTestBenchNamingPattern" value="false" />
<instanceScript></instanceScript>
<interface name="av_st_in" internal="cic_ii_0.av_st_in" type="conduit" dir="end">
<port name="in_error" internal="in_error" />
<port name="in_valid" internal="in_valid" />
<port name="in_ready" internal="in_ready" />
<port name="in_data" internal="in_data" />
</interface>
<interface
name="av_st_out"
internal="cic_ii_0.av_st_out"
type="conduit"
dir="end">
<port name="out_data" internal="out_data" />
<port name="out_error" internal="out_error" />
<port name="out_valid" internal="out_valid" />
<port name="out_ready" internal="out_ready" />
</interface>
<interface name="clken" internal="cic_ii_0.clken" type="conduit" dir="end">
<port name="clken" internal="clken" />
</interface>
<interface name="clock" internal="cic_ii_0.clock" type="clock" dir="end">
<port name="clk" internal="clk" />
</interface>
<interface name="rate" internal="cic_ii_0.rate" />
<interface name="reset" internal="cic_ii_0.reset" type="reset" dir="end">
<port name="reset_n" internal="reset_n" />
</interface>
<module
name="cic_ii_0"
kind="altera_cic_ii"
version="18.1"
enabled="1"
autoexport="1">
<parameter name="CH_PER_INT" value="1" />
<parameter name="CLK_EN_PORT" value="true" />
<parameter name="D_DELAY" value="1" />
<parameter name="FILTER_TYPE" value="decimator" />
<parameter name="INTERFACES" value="1" />
<parameter name="IN_WIDTH" value="23" />
<parameter name="RCF_FIX" value="1340" />
<parameter name="RCF_LB" value="8" />
<parameter name="RCF_UB" value="21" />
<parameter name="REQ_DIF_MEM" value="logic_element" />
<parameter name="REQ_INT_MEM" value="logic_element" />
<parameter name="REQ_OUT_WIDTH" value="32" />
<parameter name="REQ_PIPELINE" value="0" />
<parameter name="ROUND_TYPE" value="TRUNCATE" />
<parameter name="STAGES" value="6" />
<parameter name="VRC_EN" value="0" />
<parameter name="design_env" value="NATIVE" />
<parameter name="hyper_opt_select" value="0" />
<parameter name="selected_device_family" value="Cyclone IV E" />
</module>
<interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
<interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
<interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
<interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>