Wolf-LITE/FPGA/diffclock_buff.qip

6 wiersze
360 B
Plaintext

set_global_assignment -name IP_TOOL_NAME "ALTIOBUF"
set_global_assignment -name IP_TOOL_VERSION "18.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone IV E}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "diffclock_buff.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "diffclock_buff.bsf"]