kopia lustrzana https://github.com/UU5JPP/Wolf-LITE
83 wiersze
3.2 KiB
Verilog
83 wiersze
3.2 KiB
Verilog
// megafunction wizard: %LPM_CONSTANT%
|
|
// GENERATION: STANDARD
|
|
// VERSION: WM1.0
|
|
// MODULE: LPM_CONSTANT
|
|
|
|
// ============================================================
|
|
// File Name: dac_null.v
|
|
// Megafunction Name(s):
|
|
// LPM_CONSTANT
|
|
//
|
|
// Simulation Library Files(s):
|
|
// lpm
|
|
// ============================================================
|
|
// ************************************************************
|
|
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
|
//
|
|
// 18.1.0 Build 625 09/12/2018 SJ Standard Edition
|
|
// ************************************************************
|
|
|
|
|
|
//Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
//Your use of Intel Corporation's design tools, logic functions
|
|
//and other software and tools, and its AMPP partner logic
|
|
//functions, and any output files from any of the foregoing
|
|
//(including device programming or simulation files), and any
|
|
//associated documentation or information are expressly subject
|
|
//to the terms and conditions of the Intel Program License
|
|
//Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
//the Intel FPGA IP License Agreement, or other applicable license
|
|
//agreement, including, without limitation, that your use is for
|
|
//the sole purpose of programming logic devices manufactured by
|
|
//Intel and sold by Intel or its authorized distributors. Please
|
|
//refer to the applicable agreement for further details.
|
|
|
|
|
|
// synopsys translate_off
|
|
`timescale 1 ps / 1 ps
|
|
// synopsys translate_on
|
|
module dac_null (
|
|
result);
|
|
|
|
output [13:0] result;
|
|
|
|
wire [13:0] sub_wire0;
|
|
wire [13:0] result = sub_wire0[13:0];
|
|
|
|
lpm_constant LPM_CONSTANT_component (
|
|
.result (sub_wire0));
|
|
defparam
|
|
LPM_CONSTANT_component.lpm_cvalue = 8192,
|
|
LPM_CONSTANT_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
|
|
LPM_CONSTANT_component.lpm_type = "LPM_CONSTANT",
|
|
LPM_CONSTANT_component.lpm_width = 14;
|
|
|
|
|
|
endmodule
|
|
|
|
// ============================================================
|
|
// CNX file retrieval info
|
|
// ============================================================
|
|
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
|
|
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
|
|
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
|
|
// Retrieval info: PRIVATE: Radix NUMERIC "2"
|
|
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
|
// Retrieval info: PRIVATE: Value NUMERIC "8192"
|
|
// Retrieval info: PRIVATE: nBit NUMERIC "14"
|
|
// Retrieval info: PRIVATE: new_diagram STRING "1"
|
|
// Retrieval info: LIBRARY: lpm lpm.lpm_components.all
|
|
// Retrieval info: CONSTANT: LPM_CVALUE NUMERIC "8192"
|
|
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
|
|
// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CONSTANT"
|
|
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "14"
|
|
// Retrieval info: USED_PORT: result 0 0 14 0 OUTPUT NODEFVAL "result[13..0]"
|
|
// Retrieval info: CONNECT: result 0 0 14 0 @result 0 0 14 0
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL dac_null.v TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL dac_null.inc FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL dac_null.cmp FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL dac_null.bsf TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL dac_null_inst.v FALSE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL dac_null_bb.v FALSE
|
|
// Retrieval info: LIB_FILE: lpm
|