Wolf-LITE/FPGA_61.440/tx_pll.ppf

11 wiersze
417 B
Plaintext
Czysty Zwykły widok Historia

2021-10-26 17:53:31 +00:00
<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE pinplan>
<pinplan intended_family="Cyclone IV E" variation_name="tx_pll" megafunction_name="ALTPLL" specifies="all_ports">
<global>
<pin name="inclk0" direction="input" scope="external" source="clock" />
<pin name="c0" direction="output" scope="external" source="clock" />
2022-02-06 10:43:50 +00:00
<pin name="c1" direction="output" scope="external" source="clock" />
2021-10-26 17:53:31 +00:00
</global>
</pinplan>