Wolf-LITE/FPGA/rx_cic/rx_cic.ppf

21 wiersze
892 B
Plaintext
Czysty Zwykły widok Historia

2021-02-01 09:59:44 +00:00
<?xml version="1.0" encoding="UTF-8"?>
<pinplan
variation_name="cic_ii_0"
megafunction_name="ALTERA_CIC_II"
intended_family="Cyclone IV E"
specifies="all_ports">
<global>
<pin name="clk" direction="input" scope="external" />
<pin name="reset_n" direction="input" scope="external" />
<pin name="clken" direction="input" scope="external" />
<pin name="in_error[1..0]" direction="input" scope="external" />
<pin name="in_valid" direction="input" scope="external" />
<pin name="in_ready" direction="output" scope="external" />
<pin name="in_data[22..0]" direction="input" scope="external" />
2021-02-12 13:42:47 +00:00
<pin name="out_data[31..0]" direction="output" scope="external" />
2021-02-01 09:59:44 +00:00
<pin name="out_error[1..0]" direction="output" scope="external" />
<pin name="out_valid" direction="output" scope="external" />
<pin name="out_ready" direction="input" scope="external" />
</global>
</pinplan>